Audio data converters and miscellaneous digital audio ICs designer's guide

SECTION 1 - INTRODUCTION

This guide supplements Data Handbooks IC01a and IC01b (Semiconductors for radio and audio systems) to provide a simple means of evaluating the features and performance of the extensive range of Philips' audio data converters and dedicated signal processing ICs.

Philips scored a first in 1987 by developing the bitstream data conversion technique which converts binary samples of an analog audio signal into a 1-bit code using oversampling, noise shaping and pulse density modulation (PDM). Compared with multi-bit DACs, our bitstream conversion DACs have improved small-signal linearity, no "glitches" and no crossover distortion effects. We have a wide range of DACs of this type plus a digital filter for, noise shaping, digital filtering and post filtering requirements of all classes of digital audio equipment.

We also have four bitstream ADCs, and a wide selection of conventional 16-bit DACs. For portable applications, where small dimensions and low power consumption are prerequisites, we have a comprehensive range of very low power continuous calibration DACs (CC-DACs).

Our range of audio data conversion ICs is completed with a quadruple sign-magnitude filter DAC (QDAC) for front and rear stereo in car applications, and a bitstream/continuous-calibration ADC/DAC.

Other important Philips products for digital audio systems include a digital input/output circuit (DAIO), a general digital input circuit (GDIN), a digital audio processing IC (DAPIC), a headphone driver and MPEG devices.

Naturally, Philips Semiconductors support for audio data converters and dedicated signal processing ICs doesn't end with the supply of this extensive range of ICs described in this guide. We also offer access to the wide-ranging expertise of our international applications laboratories to assist with your hardware/software designs for specific applications. Should you require further information, please contact your nearest Philips National Organisation; their addresses are on the back cover of this guide.

Data transfer in digital audio systems

Exchanging audio data between ICs in a digital audio system is

often hampered because each manufacturer incorporates his own dedicated interface. This makes it difficult to use ICs from different manufacturers in the same system. For maximum design flexibility, a vital requirement for both the equipment manufacturer and the IC manufacturer is the availability of standardized communication structures. To meet this requirement, Philips have developed the Inter-IC Sound (I²S) interface.

The I²S-interface

The I²S-interface is a serial link dedicated to data transfer between ICs in digital audio systems.

Signals other than audio data, such as sub-coding and control, are transferred separately. To minimize the number of pins, and to keep the wiring simple, I²S is a serial interface consisting of 3 lines; serial data (SD) for two time-division multiplexed channels, left/right channel word select (WS), and serial clock (SCL).

The transmitter and receiver have the same clock signal for data transmission. In a simple two-IC system, the master (transmitter or receiver), must generate the bit clock and word select signal, and the transmitter generates the data.

Table 1-1 General documentation relating to audio data converters and miscellaneous digital audio ICs

Title	Ordering code	Type of publication		
Semiconductors for radio and audio systems - 80C31 to TDA1381	9398 652 61011	Data Handbook IC01a		
Semiconductors for radio and audio systems - TDA1386T to TSA6060	9398 652 62011	Data Handbook IC01b		
The I ² C-bus and how to use it (including specifications)	9398 393 40011	Brochure		
Design-in guide: Compact disc player ICs and systems	9398 706 91011	Design-in guide		

SECTION 2 - STEREO DIGITAL AUDIO DATA CONVERTERS

Essential functions in digital audio equipment are the analog-to-digital conversion (ADC), and the digital-to-analog conversion (DAC). These signal processing stages play a major and critical role by converting audio signals into 16-bit sound data words (ADC), and by converting 16-bit sound data words which have been numerically decoded and filtered, into analog waveforms which can be made audible (DAC).

Philips have developed an extensive range of stereo data converters using four different conversion techniques to meet the diverse requirements of the digital audio market:

- •Bitstream conversion stereo ADCs and DACs for top-class audio performance
- •Conventional 16-bit stereo DACs
- •Continuous calibration stereo DACs which are the world's smallest converters with the lowest power consumption
- •Stereo filter-DACs that use bitstream conversion for small signals, and the continuous calibration technique for large signals
- •A quadruple sign-magnitude filter-DAC for 4-channel (front and rear stereo) digital audio applications in cars
- •A combined stereo bitstream ADC with digital filter and bitstream/continuous calibration DAC.

A survey of our extensive range of stereo audio DACs is given in Table 2-3.

The bitstream conversion technique

The bitstream digital-to-analog conversion technique, developed by Philips, converts binary samples (e.g. 16-bit words) into a 1-bit code representing two levels (0 or 1) using oversampling, noise shaping and pulse density modulation (PDM). This code is then converted into an analog form that closely resembles the original signal by a switchedcapacitor conversion technique. Because bitstream converters process the signal in the digital domain, they have the following advantages over conventional multi-bit converters:

- •Considerable improvement of small-signal linearity
- Absence of glitches
- •Complete elimination of crossover effects.

Bitstream conversion ADCs (Table 2-13)

Philips offer two bitstream conversion ADCs. Both are for use in digital audio playback systems such as digital amplifiers, CD-recordable and Digital Compact Cassette (DCC). Each device consists of an input buffer for pre-scaling and anti-aliasing, a 3rd-order Sigma-Delta modulator and decimation filters for antialiasing suppression and low inband ripple. The choice of two ADCs allows selection of high or economy performance in accordance with application requirements.

Top-grade bitstream conversion DAC with separate bitstream digital filter (Table 2-4)

Our top-grade bitstream DAC is a BiMOS circuit without noise shaping, digital filtering or post filtering. It is intended for use in combination with our advanced bitstream digital filter. This results in optimum performance by reducing crosstalk between the analog and digital sections of the circuitry, extending the dynamic range, and increasing the signalto-noise ratio. Furthermore, the BiMOS process used for the DAC allows MOS transistors to be used for the digital logic and drivers, and bipolar transistors to be used to achieve low noise analog circuitry. This optimizes speed and reduces digital noise. Other precautions taken in the DAC design to ensure maximum immunity to crosstalk are:

- •Fully separated L and R channels
- •Separate supply lines for the analog and digital sections.

Our advanced oversampling digital filter for use with the topgrade bitstream conversion DAC uses bitstream conversion technology. This two chip approach is ideal for premium performance digital audio applications. Audio data can be applied to the input of the digital filter in I²S, or Sony ("S") 16-, 18or 20-bit format. A high quality bitstream is produced for application to the input of the DAC, resulting in the highest audio performance presently available in the electronics industry. This is largely due to thehighly-accurate audio data processing structure of the filter which includes 8x oversampling, digital filtering and up to 4th-order noise shaping.

These two ICs achieve a high degree of versatility by providing a multitude of easily accessed functional features. Error concealment functions, audio peak data, and an advanced patented digital fade function are all accessible through a simple

microprocessor command interface which also provides access to various integrated system settings and functions.

Sixteen-bit DACs

Our range of bipolar 16-bit DACs for audio applications comprises three high-performance DACs, three economy DACs and a low-noise

High-performance 16-bit DACs (Table 2-6)

In these DACs, the ten lowest bits are derived from a reference current by means of a passive 10-bit current divider based on emitter scaling. The six highest bits are constructed by dynamic element matching (DEM), a technique patented by Philips. rom an internal oscillator. After timeaveraging, the resulting four output currents are very closely matched.

Two of the four output currents generated in the first DEM stage are added to form the largest (MSB = bit 16) bit current. The third output current forms thesecond largest (MSB $_$ 1 = bit 15) bit current. The fourth output current is fed into the next DEM stage to construct bits 13 and 14. Similarly, the fourth output current from the second DEM stage is fed into the final DEM stage to construct bits 11 and 12. The fourth output current from the final DEM stage is fed to the passive 10-bit current divider to construct the 10 LSBs (bits 1 to 10). In this manner, all sixteen bit currents are derived from the same current reference.

Economy and low-noise 16-bit DACs (Table 2-7)

Our economy, cost-efficient 16-bit DACs are characterized by their simple application. All that's needed is a single 5 V supply and one supply decoupling capacitor.

The serial data input is shifted-in at the TTL-compatible interface. Two address pointers correctlyposition each data bit in the left and right input registers, and the left and right 16-bit words are simultaneously latched to the associated output registers which each drive symmetrical bit switches. Passive current dividers generate the 16 bit currents switched by the symmetrical bit switches. A low-noise current source drives left and right 11-bit passive dividers, one current from each of which is fed into an associated 5-bit passive divider to achieve a dynamic range of 16 bits. An adjustable bias current, derived from the current through the $V_{\mbox{REF}}$ pin, is added to the output currents. V_{REF} can also be used as a reference for op-amps at the analog

Our low-noise 16-bit DAC is an improved version of our economy DACs with a higher signal to noise ratio and lower harmonic distortion with small signals (at _60 dB). Furthermore, it has a full-scale output current of 3 mA ±10% compared with 2.3 mA ±15% for the economy DACs.

Continuous calibration DACs (CC-DACs) and filter-DACs

As shown in Fig.2-1, DEM uses matched resistors to divide a

Continuous calibration is an innovative data conversion technique patented by Philips and implemented in our new range of CMOS CC-DACs for cost-effective D to A conversion in portable equipment.

The technique of continuous calibration is based on the principle of storing charges on the gate-source capacitance of internal CMOS transistors. Thischarge storage principle allows the largest bit currents to be generated repeatedly from a single reference current. Because only one internal reference source is required, these coarse bit currents are extremely closely matched and immune to ageing, temperature and process variations or matching.

The basic operation of a CC-DAC (Fig.2-2) consists of continuous cycles of calibrating the drain current of CMOS transistors to a reference current, and then extracting an exact duplicate of the reference current from the drain. During calibration, the MOS transistor is connected as a diode in parallel with its gate-source capacitance by linking its drain and gate. The drain of this diodeconnected transistor is connected to a constant reference current source so that the intrinsic gate-source capacitance charges to a voltage determined by the characteristics of the transistor. The drain-gate link and reference current source are then disconnected and, since the charge on the intrinsic gate-source capacitance of the transistor is preserved, an exact duplicate of the reference current is available as an output at the drain.

Fig.2-1 Structure of a high-performance 16-bit DAC. The binary-weighted current network derives the 16 most-significant bit currents from the reference current source. The 10 least-significant bit currents originate from the passive divider. The 6 most-significant bit currents are generated by time-averaging in

2 - 2

CC-DACs use symmetrical offset decoding in which the bit switching is arranged so that the zero-crossing transition is performed by switching only the smallest currents. The intrinsic highly accurate coarse current, combined with the symmetrical offset principle, precludes any distortion at the zero-crossing or at any other small-signal CC-DACs with current output (Table 2-8)

In these two DACs, 32 current sources and one spare current source are continuously calibrated. The 32 current sources define the 5 MSBs. The spare current source is included to allow continuous converter operation. The output from one of the calibrated current sources is connected to an 11-bit binary current divider containing 2048 transistors which defines the 11 LSBs

These DACs accept 16-bit serial data input words with left and right channel words time-division multiplexed. The MSB (bit 1) must always be first. With the Word Select (WS) input HIGH, input data are placed in the left input register; with it LOW, input data are placed in the right input register. The data in the input registers are simultaneously latched to the associated output registers which control the bit switches.

The only difference between these two DACs is that one of them has THD + noise at full-scale of 0.05%, and the other 0.005%. This makes the former eminently suitable for use in cost-efficient applications.

Two on-chip operational amplifiers convert the DAC output currents into voltages. Externally-connected capacitors perform the required 1st-order post filtering. No further filtering is required.

The unique combination of bitstream and continuous-calibration techniques, together with a high degree of analog and digital integration, results in a single-filter DAC with 18-bit dynamic range, high linearity, and simple, low-cost application.

Quad sign-magnitude filter-DAC (Table 2-12)

transitions. CC-DACs are therefore capable of high-quality reproduction of low-level audio input signals.

Philips' CC-DACs are fabricated in a 1.0 µm CMOS process and feature extremely low power dissipation, small packages and simple application.

Our present range of CC-DACs for audio applications comprises a CC-CC-DACs with voltage output (Table 2-9)

These are derivatives of the CC-DAC with current output. They include integrated I/V converters at their analog outputs. This produces a voltage output, thereby allowing the number of peripheral components to be reduced to one small decoupling capacitor.

The basic version of this type of DAC has a 4f_s oversampling data input format which is compatible with most currently used non-l²S input formats (time-division multiplexed, two's complement, TTL).

An improved version can handle up to 8f_S oversampled data input streams which are compatible with most dual input serial data, two's complement, TTL input formats.

The final CC-DAC in this category is a low-noise version with selectable $4f_S/8f_S$ oversampled data input streams

This is a quadruple low-noise, wide dynamic range filter-DAC for use in car digital audio systems with front and rear stereo output. Each of the four channels

DAC with current output, a relaxedspecification version, two CC-DACs with voltage output, and a third improved version which can handle 8x oversampled simultaneous input data streams.

We also have two continuouscalibration filter-DACs which each incorporate a cascaded 4-stage digital filter and noise shaping Bitstream/CC filter-DACs (Table 2-10)

These filter-DACs feature a unique combination of bitstream and continuous calibration techniques. The DAC functions as a bitstream converter for low-level signals, and as a dynamic continuous calibration converter for large signals. This technique results in low power consumption, a small chip and simple application.

These DACs include up-sampling filtering and noise-shaping. The combination of high oversampling up to 16f_s, second-order noise-shaping and continuous calibration ensures that only simple 1st-order analog post-filtering is required.

These DACs accept input in I^2S format or Japanese format with word lengths of 16, 18 and 20 bits. Four cascaded filters increase the oversampling rate to x16. A sample-and-hold function increases the oversampling rate in normal speed mode to x96 ($f_{sys} = 384f_s$) or x128 ($f_{sys} = 256f_s$) or to x48 ($f_{sys} = 256f_s$) or to x48 ($f_{sys} = 256f_s$) or x64 ($f_{sys} = 384f_s$). A 2nd-order noise shaper converts this oversampled data into a bitstream.

The DACs incorporate special data encoding. This ensures an extremely high signal-to-noise ratio, superior dynamic range, and immunity to process variations and component ageing.

comprises an 8th-order IIR filter with up-sampling from 1f_S to 4f_S followed by a 1st-order noise shaper and a sign-magnitude DAC. The output current is converted into a voltage by an individual operational amplifier for each of the four channels.

Bitstream/CC ADC/DAC (Table 2-14)

This IC contains a two-channel (stereo) ADC, a two-channel DAC, reference circuits, analog I/O buffers (op-amps), digital

decimation and interpolation filters, and I/O interfaces. The ADCs are bitstream types with simultaneous sampling of both channels. The DACs are bitstream/CC types. The digital filter for the ADCs is a bit-serial IIR type with fairly linear phase response up to 15 kHz. A high-pass

filter in the down-sampling path removes DC offsets. Overload detection facilitates automatic adjustment of recording level.

The digital up-sampling filter for the DACs is partly IIR, with almost linear phase response up to 15 kHz, and partly FIR. Switchable deemphasis is included. Due to the bitstream/CC technique, the DACs only require 1st-order post filtering (one external capacitor) to satisfy the out-of-band suppression requirement.

Table 2-1 Documentation relating to stereo audio ADCs and DACs

Title	Ordering code	Type of publication		
Bitstream conversion	9398 379 80011	Booklet		
TDA1541A stereo 16-bit D to A converter for medium and high-end performance digital audio applications	9398 074 30011	Lab. report		
Application and performance of the SAA7360 bitstream audio ADC	JRA/AN93001	Lab. report		
Application and performance of the SAA7366 bitstream audio ADC	JRA/AN93003	Lab. report		
Application and performance of TDA1545(T): continuous calibration audio DAC	NBA/AN9101	Application note		
Single active stage 3rd-order I-to-V filtering for low-end current output DACs	NBA/AN9107	Application note		
TDA1547 top-grade stereo bitstream digital-to-analog converter	NBA/AN9006	Application note		
TDA1547 stereo top-performance bitstream digital-to-analog converter IC		Leaflet		
Bitstream digital audio reconstruction system	NBA/AN9303	Application note		
A printed-circuit board for the combination of TDA1307 bitstream digital filter and TDA1547 bitstream DAC	NBA/AN9305	Application note		
Audio performance measurements on bitstream unicon I featuring TDA1315, TDA1307 and TDA1547	NBA/AN9307	Application note		
A PCB for the TDA1305T digital filter and bitstream/continuous calibration DAC	NBA/AN9311	Application note		
TDA1306T/TDA1386T noise shaping filter DAC	NBA/AN9312	Application note		
Audio performance measurements on bitstream Unicon I featuring TDA1315, TDA1307 and TDA1547	NBA/AN9308	Application note		
Supplement: Bitstream Unicon II digital audio converter	NBA/AN9310	Application note		
Application of the TDA1546T, a bitstream continuous calibration DAC with digital filter and DSP features	NBA/AN9414	Application note		
TDA1548T(Z): low-power, low-voltage headphone filter DAC	NBA/AN9507	Application note		

Table 2-2 Main application areas of stereo audio converters

Туре	Description	Home hi-fi	Portable hi-fi	Car	Multimedia
SAA7360 GP	high-performance bitstream ADC	_		_	
SAA7361 GP	premium-grade bitstream ADC	_		_	
SAA7366T	economy bitstream ADC	_		_	
SAA7367T	economy bitstream ADC	_		_	
TDA1305T (AT)	bitstream/CC filter-DAC	_	_	_	-
TDA1306T	CC filter-DAC	_	_		_
TDA1307	high-performance bitstream digital filter	-			
TDA1309H	low-voltage bitstream/CC ADC + DAC	_	_		
TDA1310A (AT)	continuous calibration DAC with current output	-	_	_	-
TDA1311A (AT)	continuous calibration DAC with voltage output	-	_	_	-
TDA1312A (AT)	continuous calibration DAC with voltage output	_	_	_	
TDA1313(T)	continuous calibration DAC with voltage output		_		

TDA1314T	quad sign-magnitude filter-DAC with voltage output	_	-	_	
TDA1386T	CC filter-DAC	_	_	_	
TDA1387T	continuous calibration DAC with current output	_	-	_	-
TDA1541A	high-performance 16-bit DAC	_			
TDA1541A /R1	high-performance 16-bit DAC	_			
TDA1541A /S1	single crown 16-bit DAC	_			
TDA1541A /S2	double crown 16-bit DAC	_			
TDA1543(T)	economy 16-bit DAC	_		_	
TDA1543A (AT)	economy 16-bit DAC	_		_	
TDA1545A (AT)	continuous calibration DAC with current output	_	_	_	-
TDA1546T	bitstream/CC filter-DAC + DSP features	_	_	_	
TDA1547	top-grade BiMOS bitstream DAC	_			
TDA1548T	low-voltage bitstream/CC filter-DAC + DSP features		_	_	
TDA1549(T)	bitstream/CC DAC	_	_	_	

	Туре	Description Ov	er-sampli	ing D	ata input format	Typ. THD -	+ NTaytp	0 (dBID +	VaTyp60sio	∰aal ⁾ to-nois ē	ympatioutbut v	o.KSaugonaplyvo.Raogw	eer (
			((.)				(1)		(0/)	(4D)	(or current		
	<u> </u>		(x f _s)			1	(%)	a	8(%)	(dB)	V (mA)	(V)	(r
formand	e bitstrea	m ADC	128		ta output format		0.003)			102		5 ±10%	4
		1.00	100		+ two pseudo l ²		1000			100		5 400/	
n-grade i	bitstream	ADC	128		ta output format).002)			102		5 ±10%	4
, bitatra	am ADC		128		+ two pseudo l		004			95		F . 100/	
y bitstre	am ADC		120		ta output format + one pseudo l		0.004)			95		5 ±10%	:
/ hitetro	am ADC		128		ta output format		0.004)			95		5 ±10%	
y Ditatio	alli ADC		120		+ one pseudo l		,.004)			95		3 ±10 /6	
n/CC filte	r-DAC		96		'S", 1f _s , up to 20		0.003)	46	6(0.5)	108	1.5	3.4 to 5.5	
DAC			4		'S", 1f _s , up to 20		0.032)		2(0.8)	108	1.1	5 ±10%	
ade bitst	ream/CC	ADC + DAC ADC	İ		', 16-bit, 18-bit c		0.005)		5(1.7)	95		2.7 to 4.0	
				- / -	,		'		` ,				
		DAC	256	1 ² S, "\$	", 16-bit, 18-bit	nput _90(0	0.003)	4	(0.6)	104	0.5		
us calib	ration DA	C with current output	1		"S", up to 4f _S	_65(0(05)	_3	3(2.2)	95	(1.0)	3 to 5.5	
us calib	ration DA	C with voltage output	1		"S", up to 4f _s	_68(0(04)	_3	3(2)	92	2.0	4 to 5.5	
					. 3								
o audio	ADCs an	d DACs in type number sec	uence										
		ey of stereo audio DACs (ra	•	typical	THD + N at 0 dF	B performanc	e per	category)				
		C with voltage output	1	<u> </u>	"S", up to 8f _s		0(04)		3(2)	92	2.0	4 to 5.5	
		C with voltage output	1		"S", up to 8f _s		0.004)		3(1.3)	98	4.2	3 to 5.5	
		r-DAC with voltage output	4	i	2 x I ² S, 1f _S		0(03)		2(0.8)	110	2.0	5 ±5%	
					18-bit with sign		′	_	,				
DAC			4	l ² S,	'S", 1f _s , up to 20	-bit _70(0).032)	_4	2(0.8)	108	1.1	5 ±10%	
us calib	ration DA	C with current output	1		I ² S, up to 4f _s		0.004)	_3	5(1.7)	98	(1.0)	3 to 5.5	
formand	e 16-bit [AC	1		I ² S, up to 8f _s	_95(0.	018)	_42	(0.79)	112	(4.0)	5 ±10%	7
formand	e 16-bit [AC	1		I ² S, up to 8f _s	_95(0.	(018)	_4	3(0.7)	112	(4.0)	5 ±10%	7
own 16-	bit DAC		1		I ² S, up to 8f _s	_95(0	0.001)	_4	(0.4)	112	(4.0)	5 ±10%	7
rown 16	-bit DAC		1		I ² S, up to 8f _s	_97(0	0.002)	_4	(0.4)	112	(4.0)	5 ±10%	7
y 16-bit	DAC		1		I ² S, up to 4f _s		0.018)	_3	3(2.2)	96	(2.30)	3 to 8	2
y 16-bit	DAC		1		"S", up to 4f _S	_75(0	0.018)	_3	3(2.2)	96	(2.30)	3 to 8	2

"S", 4f_S, 18-bit 1) measured with SAA7350 and 20-bit input; 2) includes digital filter; 3) high sound quality: dynamic Notes:

3\$(1.7)

_44(0.6)

51(0.02)

_3**\$**(1.8)

50(0.32)

101

108

113

95

110

(1.0)

1.5

1.0

0.7

1.5

3 to 5.5

3.8 to 5.5

5 ±10%

2.7 to 4

3.8 to 5.5

_88(0.004)

_88(0.004)

_101(0.<mark>|</mark>0009)

85(0.005)

_90(0.003)

4) _^ .. 6) _{full}

"S", up to 4fs

I²S, 'S", 1f_s, up to 20-bit

1-bit, 192f_s

'S", 1f_s, up to 20-bit

96

24

96

24

A-weighting; I includes I/V converter; I full-scale rms value.									
Туре		Description	Over-sampling	Data input fo	rmatTyp. THD	+ NTaytp0 TdBID	+ N Tatyp.64	agdrBal-to-noils	
	<u>, </u> /		(x f _s)		ď	B(%) df	B(%) ⁴⁾	(dB) ⁴⁾	
ream DAC									
top-grade BiMOS bitstream DAC	<u> </u>		24	1-bit, 192	s _101	0.0009) _5	(0.02)	113	
ream/continuous calibration DA/	Cs								
bitstream/CC DAC			24	"S", 4f _S , 18-	bit _90	(0.003) _5	0(0.32)	110	
t DACs		·	·			<u>. </u>			
double crown 16-bit DAC			1	I ² S, up to	8f _s _95	(0.002)	17(0.4)	112	
541A/S1 ³⁾ single crown 16-bit DA	<u>с</u> '		1	I ² S, up to t	₿f _s 95	(0.001) _4	47(0.4)	112	
			11	I ² S, up to I	βf _s _95(0.0018) _4	12 (0.79)	112	
541A/R1 ³⁾ high-performance 16-b	it DAC		1	I ² S, up to ₹	8f _s _95	(0.001) _4	3(0.79)	112	
543(T) economy 16-bit DAC			1			(0.018) _:	33(2.2)	96	
543A(AT) economy 16-bit DAC	رر		1	"S", up to 4	f _s 75	(0.018) _3	3β(2.2)	96	
	ream DAC top-grade BiMOS bitstream DAC ream/continuous calibration DAC bitstream/CC DAC t DACs double crown 16-bit DAC 541A/S1 ³ /single crown 16-bit DAC 541A/S1 ³ /single-performance 16-bit 541A/R1 ³ /sigh-performance 16-bit 543(T) economy 16-bit DAC	Type Type Type top-grade BiMOS bitstream DAC top-grade BiMOS bitstream DAC ream/continuous calibration DACs bitstream/CC DAC t DACs double crown 16-bit DAC 541A/S1 ³)single crown 16-bit DAC 541A/S1 ³)high-performance 16-bit DAC 541A/R1 ³)high-performance 16-bit DAC 543(T) economy 16-bit DAC	Type Description Type Description Type Description Type Description Type Description Type Description Dver-sampling (x f _S) ream DAC top-grade BiMOS bitstream 24 ream/continuous calibration DACs bitstream/CC DAC 24 t DACs double crown 16-bit DAC 1 541A/S1 ³ /single crown 16-bit DAC 1 541A/S1 high-performance 16-bit DAC 1 541A/R1 ³ /high-performance 16-bit DAC 1 541A/R1 ³ /high-performance 16-bit DAC 1 543(T) economy 16-bit DAC 1	ream DAC top-grade BiMOS bitstream	Description Description	Type Description Dver-sampling Data input formatTyp. THD + NTaxtp0 tBDD (x f _s) dB(%) dB ream DAC top-grade BiMOS bitstream DAC top-grade BiMOS bitstream DAC bitstream/CC DAC t DACs double crown 16-bit DAC 1 12S, up to 8f _s _95 (0.002) _4 541A/S13 high-performance 16-bit DAC 1 12S, up to 8f _s _95 (0.001) _4 541A/R13 high-performance 16-bit DAC 1 12S, up to 8f _s _95 (0.001) _4 541A/R13 high-performance 16-bit DAC 1 12S, up to 8f _s _95 (0.001) _4 541A/R13 high-performance 16-bit DAC 1 12S, up to 8f _s _95 (0.001) _4 543(T) economy 16-bit DAC 1 12S, up to 8f _s _95 (0.001) _4 543(T) economy 16-bit DAC	Description Description Description Description Description Data input for matTyp. THD + NTatpO tillD + NTatpO til		

Continuous calibration DACs

us calibration DAC with current output

age bitstream/CC filter-DAC + DSP features

n/CC filter-DAC + DSP features

e BiMOS bitstream DAC

n/CC DAC

313(T) ⁵	continuous calibration DAC with voltage output			1	"S", up to 8	f _s _88	(0.004)	_38(1.3)	98
TDA1	545A(AT) continuous calibration	DAC with cu	rrent output	1	"S", up to 4	f _s _88	(0.004)	_35(1.7)	101
TDA	387T continuous calibration	DAC with cu	rrent output	1	l ² S, up to 4	lf _s _88	(0.004)	_35(1.7)	98
TDA1	312A(AT) ⁵ continuous calibration	DAC with vo	Itage output	1	"S", up to 8	f _s _68	(0.04)	_33(2)	92
TDA1	311A(AT) ⁵ continuous calibration	DAC with vo	Itage output	1	"S", up to 4	f _s _68	(0.04)	_38(2.2)	92
TDA1	310A(AT) continuous calibration	DAC with cu	rrent output	1	"S", up to 4	f _s _65	(0.05)	_3B(2.2)	95

1) measured with SAA7350 and 20-bit input; 2) includes digital filter; 3) high sound quality: dynamic 4) A-weighting; 5) includes I/V converter

	- A-weighting, - includes if vice	JIIVCITCI.					
	Туре		Description	Over-sampling	Data input fo	rmatTyp. THD	+ NTaytp0
				(x f _S)		d	B(%)
Bitst	ream/continuous calibration filte	r-DACs					
TDA1305T(A T) ²⁾⁶⁾	bitstream/CC filter-DAC			96 l ²	S, "S", 1f _S , up	to 20-bit _90	(0.003)
TDA1	546T ²⁾ bitstream/CC filter-DA0	+ DSP feat	ures	96 l ²	S, "S", 1f _s , up	to 20-bit _88	(0.004)
TDA1	548T ²⁾ low-voltage bitstream/	CC filter-DAC	+ DSP features	<u> </u> 96 I ²	S, "S", 1f _s , up	to 20-bit _85	(0.005)
1	111 41 CH DAG						

Continuous calibration filter-DACs

2 - 7

Table 2-3d Survey of stere Table 12o34cD Ser(ray) koécistey etypaicalid Hilber-NAC9 (HBn) berdictryn tayppie apleTHLate (hbay) 0 dB performance per category) TDA1306T²⁾ I²S, "S", 1f_s, up to 20-bit _70(0.032) TDA1386T²⁾ CC filter-DAC 14S, "S", 1f_s, up to 20-bit 70(0.032) Quadruple sign-magnitude filter-DAC

quad sign-magnitude filter-DAC with voltage output

Notes: 1) measured with SAA7350 and 20-bit input; 2) includes digital filter; 3) high sound quality: dynamic 4) A-weighting; 5) includes I/V converter. TDA1314T⁵)

	- A-weighting	g; or includes i/v c	onverter.					
	Туре	Descrip	tion O	ver-sampling	Data input fo	rmatTyp. THD		+ N atyp (%) 4)
				(x f _s)			(70) GD	(70)
'366T	economy bitstream ADC			128	data output fo l ² S + one pset		0.004)	
SAA7	367T economy bitstream ADC			128	data output fo l ² S + one pset		0.004)	
SAA7	360GP high-performance bitstream AD	С		128	data output fo I ² S + two pseu	<u> </u>	0.003)	
SAA7	361GP premium-grade bitstream ADC			128	data output fo I ² S + two pseu		0.002)	

Notes: 1) measured with S 4) A-weighting; 5) includes I/V converter. 1) measured with SAA7350 and 20-bit input; 2) includes digital filter; 3) high sound quality: dynamic

lio ADCs + DACs

110 71		DA03											
	Тур		Description	Ove	r-sampling	Data input forr	nat T	ур. ТНС	+ NTaytpO TdBI	+ N Tatyp.	asigonHBal-to-no	oTsyepractictpu	tvo <u>Stappely</u> vo Ptawge
												(or curre	ent) ⁶⁾
					(x f _S)		<u> </u>	d	B(%) d	B(%) ⁴⁾	(dB) ⁴⁾	V (m.	A) (V)
age bi	tstrear	n/CC ADC +	DAC	ADC	l ² S,	S", 16-bit, 18-b	it outp	ut _85	(0.005) _	\$ 5(1.7)	95		
_													2.7 to 4.0
				DAC	256 l ² S,	"S", 16-bit, 18-	bit inpu	ıt _90	(0.003) _	44(0.6)	104	0.5	1

Notes: 1) measured wit 4) A-weighting; 5) includes I/V converter. 1) measured with SAA7350 and 20-bit input; 2) includes digital filter; 3) high sound quality: dynamic Table 2-4a Features of the high-performance bitstream digital filter

Type number	TDA1307
8-sample interpolation error concealment	_
Digital mute: attenuation _12 dB	_
8x oversampling Finite Impulse Response (FIR) filter; 39-bit	_
24x up-sampling	_
1-bit end quantization	_
Fade function; sophisticated volume control	_
Digital silence detection (output)	_
DC-cancelling filter (selectable)	_
Dedicated output to top-grade DAC TDA1547	_
Selectable 3rd/4th-order noise shaping	_
Simple 3-line serial microcontroller command interface	_
Peak detection (continuous) and readout to microcontroller	_
Digital de-emphasis (selectable, f _s conscious); 20-bit	_
Power-on reset	_
Standby function	_
Single or differential mode output configuration (selectable)	_
Selectable dither generation and automatic scaling	_
Flexible system clock oscillator circuitry	_
Digital audio output	32-bit words in bi-phase mark code
Input data format	l ² S, Sony 16/18/20-bit
Package	DIL42

Table 2-4b Features and performance of the top-grade BiMOS bitstream conversion DAC

CONTENSION DAG
TDA1547
_
_
_
_101 (0.0009)
113
111
115
1.0
DIL32

Table 2-4c Performance of TDA1307 with 4th-order noise shaper

Parameter	Value
Typ. dynamic rangedB	137
Typ. signal-to-noise ratiodB	142

TDA13 07 TDA15 47 Table 2-5 Features and performance of the bitstream/continuous calibration DAC

Type number	TDA1549(T)
Simple application	_
Continuous calibration DAC combined with the bitstream technique	_
Cascaded 3-stage digital filter incorporating 7th-order half-band FIR filter stage, linear interpolator and sample and hold	-
Noise shaper	_
Single supply voltageV	3.4 to 5.5
x oversampling: normal speed mode (f _{SVS} = 256f _S)	96
No zero crossing distortion	_
Typ. THD + N at full-scale (0 dB)dB(%)	_90(0.003)
Typ. THD + N at _60 dB (A-weighting)dB(%)	_50(0.32)
Typical signal-to-noise-ratio (A-weighting)dB	110
Serial input format	"S" 4f _s , 18-bit
Full-scale output voltage (RMS value)V	1.5
Package	DIL16, SO16

TDA1549(T)

Table 2-6 Features and performance of the high-performance 16-bit DACs

Tubic 2 o Teatares and pe		g porrormano	· · · · · · · · · · · · · · · · · · ·	
Type number	TDA1541A/S2	TDA1541A/S1	TDA1541A	TDA1541A/R 1
Dynamic Element Matching (DEM)	_	_	_	_
4f _s or 8f _s oversampling	_	_	_	_
I ² S input data format, up to 8f _s	_	_	_	_
TTL compatible inputs	_	_	_	_
Marked with single crown		_		
Marked with double crown	_			
Typ. THD + N at full-scale (0 dB)dB(%)	_97(0.002)	_95(0.001)	_95(0.0018)	_95(0.001)
Typ. THD + N at _60 dBdB(%)	_47(0.4)	_47(0.4)	_42(0.79)	_43(0.7)
Channel separationdB	98	98	98	98
Typ. signal-to-noise ratiodB	112	112	112	112
Full-scale output currentmA	4.0	4.0	4.0	4.0
Package	DIL28	DIL28	DIL28	DIL28

Table 2-7 Features and performance of the economy and low-noise 16-bit DACs

Type number		TDA1543A(AT)
Economy DAC	_	_
Input format (time-division multiplexed, two's complement, TTL)	I ² S, up to 4f _s	"S", up to 4f _S
Low distortion	_	_
16-bit dynamic range	_	_
Single 5 V power supply	_	_
4x oversampling possible	_	_
No peripheral components required	_	_
Adjustable bias current added to the output currents	_	_
Typ. THD + N at full-scale (0 dB)dB(%)	_75(0.01)	_75(0.01)
Typ. THD + N at _60 dB dB(%)	_33(2.2)	_33(2.2)
Typical signal-to-noise-ratio (A-weighting)dB	98	98
Full-scale output currentmA	2.30	2.30
Package	DIL8, SO16	DIL8, SO16

TDA1541 A TDA1541 A/R1 TDA1541 A/S1 TDA1541/ S2

TDA1543(T) TDA1543A(AT) Table 2-8 Features and performance of CC-DACs with current output

Type number	TDA1310A(AT)	TDA1545A(AT)	TDA1387T
Low power consumption (6 mW with a 3 V supply)	_	_	_
Single 3 V to 5.5 V supply	_	_	_
Internal bias current ensures wide dynamic range (16-bit resolution)	-	-	-
Output current and bias current are proportional to the supply voltage	-	-	-
Short settling time permits 2f _S , 4f _S or 8f _S oversampling (serial input) or double-speed operation at 4f _S oversampling	-	-	-
Input data format (time-division multiplexed, two's complement, TTL)	"S", up to 4f _S	"S", up to 4f _S	I ² S up to 4f _s
No zero-crossing distortion	_	_	_
Operating temperature range °C	_40 to +85	_40 to +85	_40 to +85
Typ. THD + N at full-scale (0 dB)dB(%)	_65(0.05)	_88(0.004)	_88(0.004)
Typical signal-to-noise-ratio (A-weighting)dB	95	101	98
Full-scale output currentmA	1.0	1.0	1.0
Package	DIL8, SO8	DIL8, SO8	SO8




Table 2-9 Features and performance of CC-DACs with voltage output

Table 2-9 Features and performance of CC-DACs with voltage output			
Type number	TDA1311A(AT)	TDA1312A(AT)	TDA1313(T)
Internal bias current ensures wide dynamic range (16-bit resolution)	-	_	-
Output current and bias current are proportional to the supply voltage	-	-	-
Short settling time permits 2f _S , 4f _S or 8f _S oversampling (serial input) or double-speed operation at 4f _S oversampling	-	-	-
Input data format (time-division multiplexed, two's complement, TTL)	"S", up to 4f _S	"S", up to 8f _S	"S", up to 4f _S (simultaneous) "S", up to 8f _S (parallel)
No zero-crossing distortion	_	_	_
Single supply voltageV	4 to 5.5	4 to 5.5	3 to 5.5
Power consumption with a 5 V supplymW	8	8	30
Operating temperature range °C	_40 to +85	_40 to +85	_40 to +85
Typ. THD + N at full-scale (0 dB)dB(%)	_68(0.04)	_68(0.04)	_88(0.004)
Typ. THD + N at _60 dB (A-weighting)dB(%)	_33(2)	_33(2)	_38(1.3)
Typical signal-to-noise-ratio (A-weighting)dB	92	92	98
Full-scale output voltageV	2.0	2.0	4.2
Package	DIL8, SO8	DIL8, SO8	DIL16, SO16

TDA1311A(AT)

TDA1312A(AT)

TDA13 13(T) Table 2-10 Features and performance of the bitstream/continuous calibration filter-DACs

Table 2-10 Features and performance of the bit	·		
Type number		TDA1546T	TDA1548T
	TDA1305AT		
Simple application	_	_	_
Continuous calibration DAC combined with the bitstream	_	_	_
technique			
Cascaded 4-stage digital filter incorporating 2-stage FIR	_	_	_
filter, linear interpolator and sample and hold			
DSP features			
Digital volume and tone control		_	_
Master or slave mode clock system	_ (AT suffix)	_	_
	slave only		
	(T suffix)		
_12 dB fixed attenuation (volume control) via attenuation	_		
input control			
Smoothed transitions before and after muting (soft mute)	_	_	_
Noise shaper	_	_	_
Single supply voltageV	3.4 to 5.5	3.8 to 5.5	2.7 to 4
x oversampling:			
normal speed mode ($f_{sys} = 256f_s$) normal speed mode ($f_{sys} = 384f_s$) double speed mode ($f_{sys} = 256f_s$)	128	128	128
normal speed mode (f _{sys} = 384f _s)	96	96	96
double speed mode $(f_{SVS}^{SVS} = 256f_{S}^{S})$	64	64	64
double speed mode (f _{sys} = 384f _s)	48	48	48
No zero crossing distortion	_	_	_
Typ. THD + N at full-scale (0 dB)dB(%)	_90(0.003)	_88(0.004)	_85(.0056)
Typ. THD + N at _60 dB (A-weighting)dB(%)	_46(0.5)	_44(0.6)	_35(1.179)
Typical signal-to-noise-ratio			
(A-weighting)dB	110	108	95
Digital de-emphasis filter for 3 sampling rates			
kHz	02, 11.1, 10	All	44.1
Serial input format	I ² S, "S" 1f _s , 16,	l ² S, "S" 1f _s ,	I ² S, "S" 1f _s , 16,
	18 or 20-bit	16, 18 or 20-bit	18 or 20-bit
Full-scale output voltage (RMS value)V	1.5	1.5	0.7
Selectable system clockx f _s	256, 384	256, 384	256, 384, 64

TDA13 05T TDA13 05AT TDA15 46T TDA15 48T Table 2-11 Features and performance of the continuous calibration filter-DACs

TDA1306T	TDA1386T
_	_
_	_
_	_
-	-
_	_
_	_
_	_
4.5 to 5.5	4.5 to 5.5
4 4 2 2	4 4 2 2
70(0,000)	70/0.000)
	_70(0.032)
110	42(0.8) 108
44.1	44.1
I ² S, "S" 1f _S , 16, 18 or 20-bit	I ² S, "S" 1f _s , 16, 18 or 20-bit
1.1	1.1
256, 384	256, 384
SO24	SO24
	TDA1306T

TDA13 06T TDA13 86T Table 2-12 Features and performance of the quadruple sign-magnitude filter-DAC

able 2-12 Features and performance of the quadruple sign-magnitude inter-DAC	
Type number	TDA1314T
Wide dynamic range (102 dB typical) allows digital (DSP) volume control	_
Four times bit-serial oversampling filter	_
First-order 4f _s noise shaper	_
Four (front + rear stereo) very-low-noise sign-magnitude DACs for car digital audio applications	-
Only 1st-order post filtering required	_
Smooth power-on of the DAC output currents	_
Automatic digital PLL divider range setting allows the master clock to be selected over	_
a wide range	
Jitter on the I ² S signals does not degrade the THD	_
Single supply voltageV	4.75 to 5.25
Typ. power dissipationmW	85
Resolution of the DACs (length of data input words)bits	18
Typ. THD + N at full-scale (0 dB)dB(%)	_70(0.03)
Typ. Digital silence (no signal, A-weighted)dBA	_110
Serial input format	2 x I ² S, 1f _s , 18-bit with sign
Output voltage range (5 k Ω load, 3 k Ω feedback) V_{RMS}	1
Typ. full-scale output current $(R_{ref} = 20.5 \text{ k}\Omega)\text{mA}$	0.5
Operating ambient temperature range °C	_40 to +85
Package	SO28




Table 2-13 Features and performance of the bitstream conversion ADCs

Type number	SAA7360GP	SAA7361GP	SAA7366T	SAA7367GP
Stereo, single-ended inputs	_	_	_	_
Input buffer for filtering and pre-scaling	_	_	_	
Fully differential ADC using 3rd-order Sigma-Delta modulation	-	-	-	-
x 128 oversampling, 4-stage decimation filter	-	-	-	-
Switchable high-pass filter to remove DC offsets	-	-	-	
16- or 18-bit selectable output in I ² S and two pseudo I ² S formats	-	_		
18-bit output in I ² S and one pseudo I ² S format			-	-
Master or slave operation	_	_	_	slave mode
Single power supply (V _{DD})V	5 ±10%	5 ±10%	5 ±10%	5 ±10%
Power supply of 3.4 V to 5.5 V for the digital section			_	_
Crystal frequencyx f _s	256 or 512	256 or 512	256	256
Sampling ratekHz	18 to 53	18 to 53	18 to 53	18 to 53
Anti-aliasing suppressiondB	>_93	>_93	>_60	>_60
In-band rippledB	<0.0002	<0.0002	<±0.1	<±0.1
Min. dynamic rangedB	93	93	90	90
Max. THD + N at _1 dB digital outputdB(%)	_85 (0.005)	_90 (0.003)	_80 (0.01)	_80 (0.01)
Analog input voltageV	V _{DD} /2 ±5%	V _{DD} /2 nom.	V _{DD} /2 ±5%	V _{DD} /2 ±5%
Package	QFP44	QFP44	SO24	SO16




Table 2-14 Features and performance of the low-voltage bitstream/CC ADC + DAC

Type number TDA1309H Low supply voltage and power consumption allow use in portable equipment Integrated high-pass filter to cancel DC offset (ADCs) Analog loop-through function with power-down of unused digital circuitry 256f _s system clock frequency in ADC and DAC mode Choice of three system clock frequencies (192f _s , 256f _s and 384f _s ,) in DAC mode Only 1st-order (one external capacitor) filtering required for DACs Several power-down modes; separate power-down modes for ADCs and DACs Digital de-emphasis (DACs) Input pads suitable for 5.5 V/low-voltage interfacing Wide dynamic range Over-samplingx f _s 256 (DAC) Data format at DAC input/ADC output Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Maximum THD + N at 0 dB for DACdB (%) Maximum THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Typical Signal-to-noise ratio for ADC (A-weighting)dB	
Integrated high-pass filter to cancel DC offset (ADCs) Analog loop-through function with power-down of unused digital circuitry 256f _s system clock frequency in ADC and DAC mode Choice of three system clock frequencies (192f _s , 256f _s and 384f _s ,) in DAC mode Only 1st-order (one external capacitor) filtering required for DACs Several power-down modes; separate power-down modes for ADCs and DACs Digital de-emphasis (DACs) Input pads suitable for 5.5 V/low-voltage interfacing Wide dynamic range Over-samplingx f _s 256 (DAC) Data format at DAC input/ADC output Typical THD + N at 0 dB for ADCdB (%) Maximum THD + N at 0 dB for ADCdB (%) Maximum THD + N at 0 dB for DACdB (%) Maximum THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Assignment Though Typical THD + N at 0 dB for ADCdB (%) Maximum THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for ADCdB (%) Assignment THD + N at 0 dB for ADCdB (%) As	
Analog loop-through function with power-down of unused digital circuitry 256f _s system clock frequency in ADC and DAC mode Choice of three system clock frequencies (192f _s , 256f _s and 384f _s ,) in DAC mode Only 1st-order (one external capacitor) filtering required for DACs Several power-down modes; separate power-down modes for ADCs and DACs Digital de-emphasis (DACs) Input pads suitable for 5.5 V/low-voltage interfacing Wide dynamic range Over-samplingx f _s 256 (DAC) Data format at DAC input/ADC output Typical THD + N at 0 dB for ADCdB (%) Maximum THD + N at 0 dB for DACdB (%) Maximum THD + N at 0 dB for DACdB (%) Maximum THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Assignment Though Typical THD + N at 0 dB for ADCdB (%) Assignment Though Typical THD + N at 0 dB for DACdB (%) Assignment Thoug	
256f _s system clock frequency in ADC and DAC mode Choice of three system clock frequencies (192f _s , 256f _s and 384f _s ,) in DAC mode Only 1st-order (one external capacitor) filtering required for DACs Several power-down modes; separate power-down modes for ADCs and DACs Digital de-emphasis (DACs) Input pads suitable for 5.5 V/low-voltage interfacing Wide dynamic range Over-samplingx f _s 256 (DAC) Data format at DAC input/ADC output Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Maximum THD + N at 0 dB for DACdB (%) Maximum THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) As (0.01) Maximum THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) As (0.08) Typical THD + N at 0 dB for ADCdB (%) As (0.08) Typical THD + N at 0 dB for DACdB (%) As (0.08) As (0.06)	
Choice of three system clock frequencies (192f _s , 256f _s and 384f _s ,) in DAC mode Only 1st-order (one external capacitor) filtering required for DACs Several power-down modes; separate power-down modes for ADCs and DACs Digital de-emphasis (DACs) Input pads suitable for 5.5 V/low-voltage interfacing Wide dynamic range Over-samplingx f _s 256 (DAC) Data format at DAC input/ADC output Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Maximum THD + N at 0 dB for DACdB (%) Maximum THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Assignment THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for DACdB (%) Assignment THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Assignment THD + N at 0 dB for DACdB (%)	
Only 1st-order (one external capacitor) filtering required for DACs Several power-down modes; separate power-down modes for ADCs and DACs Digital de-emphasis (DACs) Input pads suitable for 5.5 V/low-voltage interfacing Wide dynamic range Over-samplingx f _s 256 (DAC) Data format at DAC input/ADC output Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Maximum THD + N at 0 dB for DACdB (%) Maximum THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for DACdB (%) Maximum THD + N at 0 dB for DACdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Assume THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for ADCdB (%) Typical THD + N at 0 dB for DACdB (%) Assume THD + N at 0 dB for ADCdB (%)	
Several power-down modes; separate power-down modes for ADCs and DACs	
Digital de-emphasis (DACs)	
Input pads suitable for 5.5 V/low-voltage interfacing	
Wide dynamic range	
Over-samplingx f _s 256 (DAC)	
Data format at DAC input/ADC output I ² S, "S", 16-bit, 18 Typical THD + N at 0 dB for ADCdB (%) _85 (0.005) Typical THD + N at 0 dB for DACdB (%) _90 (0.003) Maximum THD + N at 0 dB for ADCdB (%) _80 (0.01) Maximum THD + N at 0 dB for DACdB (%) _82 (0.08) Typical THD + N at _60 dB for ADCdB (%) _35 (1.7) Typical THD + N at _60 dB for DACdB (%) _44 (0.6)	
Typical THD + N at 0 dB for ADCdB (%)85 (0.005) Typical THD + N at 0 dB for DACdB (%)90 (0.003) Maximum THD + N at 0 dB for ADCdB (%)80 (0.01) Maximum THD + N at 0 dB for DACdB (%)82 (0.08) Typical THD + N at _60 dB for ADCdB (%)35 (1.7) Typical THD + N at _60 dB for DACdB (%)44 (0.6)	
Typical THD + N at 0 dB for DACdB (%)90 (0.003) Maximum THD + N at 0 dB for ADCdB (%)80 (0.01) Maximum THD + N at 0 dB for DACdB (%)82 (0.08) Typical THD + N at _60 dB for ADCdB (%)35 (1.7) Typical THD + N at _60 dB for DACdB (%)44 (0.6)	-bit
Maximum THD + N at 0 dB for ADCdB (%) _80 (0.01) Maximum THD + N at 0 dB for DACdB (%) _82 (0.08) Typical THD + N at _60 dB for ADCdB (%) _35 (1.7) Typical THD + N at _60 dB for DACdB (%) _44 (0.6)	
Maximum THD + N at 0 dB for DACdB (%) _82 (0.08) Typical THD + N at _60 dB for ADCdB (%) _35 (1.7) Typical THD + N at _60 dB for DACdB (%) _44 (0.6)	
Typical THD + N at _60 dB for ADCdB (%)35 (1.7) Typical THD + N at _60 dB for DACdB (%)44 (0.6)	
Typical THD + N at _60 dB for DACdB (%)44 (0.6)	
• · · · · · · · · · · · · · · · · · · ·	
Typical signal-to-poise ratio for ADC (A-weighting)dB 99	
Typical signal-to-holse fatto for ADC (A-weighting)dD 99	
Typical signal-to-noise ratio for DAC (A-weighting)dB 104	
Single supply voltageV 2.7 to 4.0	
Power dissipationmW 72 (ADC)	
84 (DAC)	
Operating ambient temperature range°C40 to +85	
Package QFP44SL	

TDA1 309H

SECTION 3 - DEDICATED SIGNAL PROCESSING ICs Digital audio input/output (DAIO) circuit (Table 3-2)

This is a completely integrated CMOS transceiver for biphasemark encoded digital audio signals that conform to the SPDIF (Sony Philips Digital Interface) and IEC958 interface standards (consumer mode).

In the receiver mode, the IC adjusts automatically to one of the three standardized sample frequencies (32 kHz for digital satellite signals, 44.1 kHz for compact disc signals, or 48 kHz for digital audio tape signals), decodes the input signal, and separates the audio and control data. A clock signal of 256f_s or 384f_s is generated to serve as a master clock signal for the digital audio system.

In the transmitter mode, the IC multiplexes the audio, control and user data and encodes them for subsequent transmission via a cable or optical link.

General Digital Input (GDIN) circuit (Table 3-3)

In the SRC (Sample Rate Conversion) mode, this very versatile IC can perform highquality sample rate conversion of digital audio signals. I reads several serial input formats and includes a Audio Digital Input Circuit (ADIC) for input signals in the IEC958 format (also known as AES/EBU or SPDIF signals). An internal PLL removes excessive jitter from the incoming digital audio signals without the need for analog loop electronics. In-audioband noise shaping can limit the standard 20-bit output word to 16 or 18 bits.

that ensures that the spectral

In the AD/DA mode, the onchip digital filters can be used for bitstream A/D and D/A conversion.

In the slave-VCO and slave-VCXO modes, the internal PLL can be reconfigured to operate in a slave mode wherein the IC is locked to the incoming sampling rate

Digital Audio Processing IC (DAPIC) (Table 3-4)

This is a very flexible functionspecific 4-channel digital signal processor (DSP) for audio signals. In the general DAPIC mode, it can provide listening environment enhancements such as equalization, concert halleffects, reverberation, surround sound/karaoke processing, and digital volume/balance control.

In the dual/quad filter modes, the IC can also be reconfigured as a dual or quad digital filter with programmable frequency characteristics.

A stereo expansion mode provides stereo digital filtering, 5-band graphic equalization and complex stereo expansion for headphone out-of-head and incredible stereo applications.

Function parameters, correction coefficients and a number of configurations can be downloaded to the IC via an I²C-bus interface.

Headphone driver for digital audio (Table 3-5)

This is a high-performance stereo class AB headphone driver. Fabrication with a 1 μ m CMOS process and assembly in an 8-pin surface-mounting package gives this IC the low power consumption and small size which is vital for battery-powered portable digital audio applications.

distribution of the re-quantization

Dolby Pro Logic surround sound circuit (Table 3-6)

This is a high-quality audioperformance add-on digital signal processor. It comprises all the necessary features on chip for complete Dolby Surround Pro Logic sound.

In addition, the device also incorporates 3- and 5-band parametric equalizers, and tone and volume controls. These features can be used to replicate surround sound as an alternative to Dolby Pro Logic, or when the input is non-Dolby surround coded.

MPEG devices (Tables 3-7 and 3-8)

The perceptual audio encoding/decoding scheme defined within the ISO/IEC MPEG-1 (Motion Picture Expert Group) Audio Standard (11172-3) results in considerable reduction of the quantity of data required for digital audio, yet maintains a high level of perceived sound quality. The coding is based on a psycho-acoustic model of the human auditory system and exploits the fact that weak spectral components are inaudible if they are in the proximity (in both time and frequency) of loud components. This phenomenon is called masking.

Layers I and II of ISO/MPEG-1 reduce the data by splitting the broadband audio source signal into 32 sub-bands of equal width. The masking threshold (the amount of imperceptible audio energy as a function of frequency) is determined for the given signal by using the psychoacoustic model. The sub-band samples are then re-quantized to an accuracy

noise does not exceed the

masking threshold. This reduction of representation accuracy provides the reduction of the audio data. The re-quantized subband samples are multiplexed with side information concerning the actual re-quantization to form the MPEG audio bitstream.

During decoding, the MPEG audio bitstream is de-multiplexed and the side information is used to reconstruct the sub-band signals which are combined to form a broadband audio output signal.

We have the following family of MPEG ICs.

Stereo filter/CODEC for an MPEG-1 Layer I decoder

An MPEG-1 Layer I decoder can be implemented by using the stereo filter/CODEC SAA2520GP together with a digital audio input/output (DAIO) circuit TDA1315H and a stereo DAC as shown in Fig.3-1.

Masking threshold processor for an MPEG-1 Layer I encoder

An MPEG-1 Layer I encoder can be implemented by using the masking threshold processor SAA2521 with a stereo filter/CODEC SAA2520GP, a digital audio input/output (DAIO) circuit TDA1315H, and a stereo ADC as shown in Fig.3-2.

ISO/MPEG audio source decoder for an MPEG-1 decoder for Layers I and II

An MPEG-1 decoder for Layers I and II can be implemented by using the ISO/MPEG audio source decoder SAA2500H with a DAC as shown in Fig.3-3.

Digital audio broadcast decoder

This IC (SAA2501H) is suitable for audio broadcast applications and complies with Eureka-147.

MPEG-1/2-compatible audio decoder

This highly-featured decoder SAA2502H is optimized for use with MPEG 2 video decoders in digital multimedia systems.

Table 3-1 Documentation relating to dedicated signal processing ICs

i able 3-1 Documentation relating to dedicated signal processing ics lable 3-2 Features and performance of the digital audio input/output (DAIG); sir கு	ite Type of publication
Outline of a laver-1 MPEG decoder using the SAA2520 TypeAntyAntee	
Transceiver for SPDIF and IEC958 encoded signals	_
Highly sensitive input for transformer-coupled links	_
TTL level input for optical links	_
Built-in IEC input selector	<u>_</u>
Built-in IEC feed-through function	_
Automatic sample frequency detection	_
System clock recovery from input signal	_
Error detection and concealment	_
PLL lock detection in transmit mode	_
Serial audio interface conforms to I ² S format	_
Auxiliary I ² S input for ADC	_
Audio output selector	_
Microprocessor-controlled and stand-alone modes	<u>_</u>
128-byte buffer for user data	_
Bytewise exchange of user data with microprocessor	_
Decoding of compact disc subcode Q-channel data	<u>_</u>
Support for Serial Copy Management System (SCMS)	_
LED drive capability (sample frequency and error indication)	_
Pin-selectable device address for microprocessor interface	
Supply voltage rangeV	3.4 to 5.5
Operating temperature range°C	_40 to +85
Package	SQFP44

MPEG layer-1 audio compression/decompression chip-set	SAU/AN92013	Application note
Design of 8 kHz-LP and 4 kHz-LP measurement filters	AT-AU18/89	Application note
Advance information on the Philips SAA2500 ISO/MPEG audio source decoder	SAU/AN93008	Application note
User guide for the Philips SAA2520/SAA2521 MPEG audio layer 1 demonstration unit	SAU/AN93016	Application note
SAA7274 Audio Digital Input Circuit for converting SPDIF signals	NBA/AN9102	Application note
into I ² S signals		
TDA1315 Digital Audio Input/Output circuit	NBA/AN9309	Application note

TDA13 15H Table 3-3 Features and performance of the general digital input (GDIN) circuit

Table 3-3 Features and performance of the general digital input (GDI Type number	TDA1373H
Fabricated in 1.0 µm double-metal CMOS	
Four operating modes (SRC, AD/DA, SLAVE-VCO, SLAVE-VCXO)	_
Full digital sampling rate conversion (SRC) over a wide range of input sampling rates	
Fast and automatic detection and locking to the input sampling rate with continuous	
tracking	_
Digital PLL with adaptive bandwidth which removes jitter on the digital audio input	_
Audio outputs soft muted during loop acquisition	_
Full linear-phase processing based on all-FIR filtering	_
On-chip fully-digital IEC958 demodulator for digital input signals (AES/EBU or SPDIF format)	-
Extended input sampling frequency range	_
IEC958 Channel Status (CS) and User Channel (UC) outputs	_
On-chip CS and/or UC demodulation and buffering (consumer and professional format)	_
Dedicated sub-code processing for CD	_
Final output quantization to 16/18/20 bits with optional in-audio-band noise shaping	_
Bitstream input and output for coupling to 1-bit ADC and DAC	_
I ² S and Japanese serial input formats supported for SRC and DAC functions	_
I ² S and Japanese serial output formats supported for SRC and ADC functions	_
I ² S and Japanese 4x oversampled serial output available for SRC and ADC functions	_
8-bit digital gain/attenuation control	_
Switchable DSP interface (I ² S input and output) for additional audio processing	_
Additional clock outputs available at 768, 384, 256 and 128fs out	_
3-line serial microcontroller interface compatible with Philips CD I.C. protocol (HCL)	_
SRC THD + N over the 0 to 20 kHz band (1 kHz, 20 bits input and output)dB	_113
SRC THD + N over the 0 to 20 kHz band (1 kHz, 16 bits input and output)dB	_95
Pass-band ripple for up-sampling and down-sampling filtersdB	>±0.004
Selectable stop-band suppression for 64x up-sampling filtersdB	70 to 50
Stop-band suppression for 128x down-sampling filtersdB	80
Maximum output sample frequencykHz	55
AC input voltage at IEC input (DIIS)V _{n-n}	0.2
Supply voltage range (f _{s.out} = 44.1 kHz)V	4.75 to 5.5
Total supply current (f _{s. out} = 44.1 kHz)mA	166
Total power dissipation (f _{s.out} = 44.1 kHz)mW	830
Operating temperature range °C	0 to +70
Package	QFP64

TDA13 73H Table 3-4 Features and performance of the digital audio processing IC (DAPIC)

Type number	SAA7740H
Hardware features	
Two digital audio inputs in the I ² S format (four audio channels)	_
Two digital audio outputs in the I ² S format (four audio channels)	_
Independent input and output interfaces	_
Slave input and output interfaces	_
Slave processing	_
I ² C microcontroller interface	_
DC filtering at the inputs	_
One programmable 2nd-order digital filter unit	_
Two MAC units (24*16 bits/MAC)	_
DRAM interface and address computation unit for external delay lines	_
On-chip coefficient and external delay-line address storage	_
Hard-controlled soft mute via the MUTE pin	_
Hard-controlled soft de-mute via the RESET pin	_
Software features	
5-band parametric equalizer with selectable centre freq., slope and boost/cut gain settings of ±12 dB	
Stereo width control from mono to stereo to spatial stereo	_
Stereo listening environment acoustic effects (e.g. concert hall) with 8 coefficients and 8 delayed	
taps per channel	
External delay-line processing for delays of up to 1 s	_
Reverberation with selectable reverberation time (up to 5 s) and energy	_
Three different surround sound programs to obtain a spatial effect with four loudspeakers	_
Passive Dolby surround sound processing, with addition of an external dynamic noise reduction IC	_
Karaoke processing	_
Dual 16th-order correction filtering	_
Quad 8th-order correction filtering	_
Digital volume and balance control	_
Soft-controlled soft mute/de-mute via the microcontroller interface	_
Input switching matrix	_
Output front and rear switching matrix	_
Characteristics	•
Typical crystal frequencyMHz	16.9344
Supply voltage range V	4.5 to 5.5
Total supply current (f _c = 16.9344 Mhz)mA	145
Total power dissipation (f _c = 16.9344 Mhz)mW	700
Operating temperature range °C	_40 to +85
Package	QFP64

SAA77 40H Table 3-5 Features and performance of the class-AB stereo headphone driver for digital audio

Type number	TDA1308T
Large output voltage swing	_
No switch-on/switch-off clicks	_
Excellent power supply ripple rejection	_
Output short-circuit proof	_
CMOS technology for low power consumption	_
High performance; high S/N ratio, high slew rate, low distortion	_
Single supply voltageV	3 to 7
Dual supply voltageV	±1.5 to ±3.5
Typical supply currentmA	3
Typical power dissipationmW	15
Maximum output power (THD <0.1%)mW	60
Typical THD + N at 0 dBdB (%)	_70 (0.03)
Typical signal-to-noise ratiodB	110
Typical channel separationdB	70
Typical power supply ripple rejection ratio (f = 100 Hz, V _{ripple} = 100 mV _{p-p})dB	90
Operating temperature range °C	_40 to +85
Package	SO8

Table 3-6 Features and performance of the Dolby Pro Logic surround sound IC

Type number	SAA7710T
Adaptive matrix	_
7 kHz low-pass filters	_
Adjustable delay for surround channel	_
Modified Dolby B noise reduction	_
Noise sequencer	_
Output volume control	_
Automatic balance and master level control with DC-offset filter	_
Hall and matrix surround sound functions	_
Either: _ 3-band parametric equalizer on main channels left, centre, right (f _S = 44.1 kHz), or _ 5-band parametric equalizer on main channels left, centre, right (f _S = 32 kHz), or _ tone control (bass/treble) on all four output channels (f _S = 44.1 kHz)	-
Optional clock divider for crystal oscillator	_
I ² C-bus mode control	

Centre mode control	ON/OFF, normal, phantom, wide
Stereo I ² C digital input channels	2
Stereo I ² C digital output channels	2
4-channel active surround soundHz	20 to 20 000
On-chip delay line (f _s =44.1 kHz)ms	≤45
Supply voltageV	4.5 to 5.5
Package	SO32

TDA13 08T

SAA77 10T Table 3-7 Features and performance of the MPEG-1 Layer I ICs

Type number	SAA2520GP	SAA2521GP
Stereo filter/CODEC	_	
Masking threshold processor		_
ISO/MPEG audio source decoder		
Layer I compatible	_	_
Layer I and Layer II compatible		
Microcontroller interface	_	_
Low power consumption	_	_
I ² S interface	_	_
Clock generator	_	
Required for Layer I encoding	_	_
Options for Layer I decoding	_	
Layer I and Layer II decoding		
Microcontrolled and stand-alone modes	_	
Error concealment		
Burst mode data input		
Stereo	_	_
Sample clock switching	_	_
Variable bit precision	_	_
Supply voltageV	3.8 to 5.5	3.8 to 5.5
Operating temperature range°C	_40 to +85	_40 to +85
Package	QFP44	QFP44

SAA252 0GP

SAA252 1GP Table 3-8 Features and performance of the MPEG-1 Layers I and II ICs

Type number	SAA2500H	SAA2501H	SAA2502H
ISO/MPEG audio source decoder	_	_	_
Layer I and Layer II compatible	_	_	_
Suitable for DAB (Eureka-147 compatible)		_	
Decoded sub-band signal output for concealment		_	
Processing of programme and audio service synchronized data		_	
Dynamic range control			_
MPEG 2 compatible (for stereo output)			_
Handles byte- and non-byte-aligned input data			_
I ² C microcontroller interface			_
IEC 958 digital output			_
Integrated DAC			_
256 x f _s clock locked to external reference			_
I ² S interface	_	_	_
Low power consumption	_	_	_
L3 microcontroller interface	_	_	_
Clock generator	_	_	_
Microcontrolled and stand-alone modes	_	_	_
Error concealment	_	_	_
Burst mode data input	_	_	_
Stereo	_	_	_
Sample clock switching	_	_	_
Variable bit precision		_	
Supply voltageV	5 ±10%	5 ±10%	5 ±10%
Package	QFP44	QFP44	QFP44

SAA25 00H

> SAA25 01H

SAA25 02H

SECTION 4 - INDEX OF AUDIO DATA CONVERTERS AND DEDICATED SIGNAL PROCESSING ICS

<u>us</u>		
Type number	Description	Page
SAA2500H	ISO/MPEG Layers 1 and 2 audio source decoder	3 — 15
SAA2501H	Improved ISO/MPEG Layers 1 and 2 audio source decoder especially for DAB and ADR applications	3 — 15
SAA2502H	Improved ISO/MPEG Layers 1 and 2 audio source decoder	3 — 15
SAA2520G P	MPEG Layer 1 stereo filter CODEC	3 — 13
SAA2521G P	MPEG Layer 1 masking threshold processor	3 — 13
SAA7360G P	High-performance bitstream ADC	2 — 29
SAA7361G P	Premium-grade bitstream ADC	2 — 29
SAA7366T	Economy bitstream ADC	2 — 29
SAA7367T	Economy bitstream ADC	2 — 29
SAA7710T	Dolby Pro Logic surround sound IC	3 — 11
SAA7740H	Digital audio processing IC (DAPIC)	3 — 9
TDA1305T(AT)	Bitstream/CC filter-DAC	2 — 23
TDA1306T	Bitstream/CC filter-DAC	2 — 27
TDA1307	High-performance bitstream digital filter	2 — 14
TDA1308T	Headphone driver	3 — 11
TDA1309H	Low voltage bitstream/CC ADC + DAC	2 — 31
TDA1310A(AT)	Continuous-calibration DAC with current output	2 — 19
TDA1311A(AT)	Continuous-calibration DAC with voltage output	2 — 21
TDA1312A(AT)	Continuous-calibration DAC with voltage output	2 — 21
TDA1313(T)	Continuous-calibration DAC with voltage output	2 — 21
TDA1314T	Quad sign-magnitude filter-DAC with voltage output	2 — 28
TDA1315H	Digital audio input/output circuit (DAIO)	3 — 5
TDA1373H	General digital input (GDIN) circuit with filters, digital audio I/O and sample rate converter (SRC)	3 — 7
TDA1386T	Continuous calibration filter-DAC	2 — 27
TDA1387T	Continuous calibration DAC with current output	2 — 19
TDA1541A	High-performance 16-bit DAC	2 — 18
TDA1541A/ R1	High performance 16-bit DAC	2 — 18
TDA1541A/ S1	Single-crown 16-bit DAC	2 — 18
TDA1541A/ S2	Double-crown 16-bit DAC	2 — 18
TDA1543(T)	Economy 16-bit DAC	2 — 18
TDA1543A(AT)	Economy 16-bit DAC	2 — 18
TDA1545A(AT)	Continuous-calibration DAC with current output	2 — 19
TDA1546T	Bitstream continuous calibration filter-DAC with DSP features	2 — 24
TDA1547	Top-grade BiMOS bitstream DAC	2 — 15
TDA1548T	Low-voltage bitstream continuous calibration filter-DAC + DSP features	2 — 25
	Bitstream/CC DAC	2 — 23
TDA1549(T)	Distreamined DAG	1 2 - 10